

اعداد د<u>سعید سلمان کمون</u>

محاضرات المرحلة الاولى لمادة الهندسة الالكترونية







References Text Books :

> 1-ELECTRONIC DEVICES AND CIRCUIT THEORY Eleventh Edition By Robert L. Boylestad and Louis Nashelsky

2-ELECTRONIC DEVICES Ninth Edition By Thomas L. Floyd



Purpose of the DC biasing circuit

•To turn the device "ON"

• To place it in operation in the region of its characteristic where the device operates most linearly, i.e. to set up the initial dc values of $I_{B'}$, $I_{C'}$ and $V_{CE'}$

The biasing circuit can be designed to set the device operation at any of these points or others within the *active region*. For the BJT (npn) to be biased in its linear (or active operating region) the following must be true:

1. The base–emitter junction must be forward-biased (p-region voltage more positive), with a resulting forward-bias voltage of about 0.6 V to 0.7 V.

 $V_B > V_E$ 2. The base–collector junction must be reverse-biased (n-region more positive), with the reverse-bias voltage being any value within the maximum limits of the device.

 $V_B < V_C$ [Note that for forward bias the voltage across the p-n junction is p - positive, whereas for reverse bias it is opposite (reverse) with n -positive.]



FIG. 4.1 Various operating points within the limits of operation of a transistor.

Operation in the cutoff, saturation, and linear regions of the BJT characteristic are provided as follows: **1.** *Linear-region operation: See fig 4.1* **Base–e**mitter junction forward-biased $V_{R} > V_{E}$ **Base**–collector junction reverse-biased $V_R < V_C$

2. Cutoff-region operation: See fig 4.1 **Base–**emitter junction reverse-biased **Base-**collector junction reverse-biased **3. Saturation-region operation: See fig 4.1 Base**–emitter junction forward-biase **Base**–collector junction forward-biased

 $I_C \cong \theta$ $V_R < V_E$ $V_R < V_C$ $V_{CE} \cong \theta$ $V_R > V_E$

 $V_{R} > V_{C}$

mode	condition
Active	$V_B > V_E$
	$V_B < V_C$
Cutoff-region	$V_B < V_E$
	$V_B < V_C$
Saturation-region	$V_B > V_E$
	$V_B > V_C$

1-FIXED-BIAS CONFIGURATION

The fixed-bias circuit of the Fig. below is the simplest transistor dc bias configuration. For the dc analysis the network can be isolated from the indicated ac levels by replacing the capacitors with an open-circuit equivalent because the reactance of a capacitor is a function of the applied frequency. For dc, f = 0 Hz, and $X_C = 1/2\pi fc = 1/2\pi (0)c = \infty$



Base–Emitter circuit loop

Consider first the base–emitter circuit loop. Writing Kirchhoff's voltage equation in the clockwise direction for the loop, we obtain

 $V_{CC} - I_B R_B - V_{BE} = 0$

 $I_B = (V_{CC} - V_{BE})/R_B$

The selection of a base resistor R_B sets the level of base current for the operating point.

Collector–Emitter Loop

In the collector–emitter section of the network . The magnitude of the collector current is related directly to I_B through :

$$I_C = \beta \times I_B$$

Applying Kirchhoff's voltage law in the clockwise direction around the indicated closed loop of collector results in the following:

$$V_{CE} + I_C R_C - V_{CC} = 0$$
$$V_{CE} = V_{CC} - I_C R_C$$

And

which states that the voltage across the collector–emitter region of a transistor in the fixed bias configuration is the supply voltage less the drop across R_C .

 $V_{CE} = V_C - V_E$ where V_{CE} is the voltage from collector to emitter and V_{C} and V_{E} are the voltages from collector and emitter to ground, respectively. In this *case*, since

$$V_E = 0 V$$

we have

t

$$V_{CE} = V_C$$

In addition, because

and
then
$$V_{BE} = V_B - V_E$$
$$V_E = 0 V,$$
$$V_{BE} = V_B$$

Example 1

We wish to analyze this circuit to determine all node voltages and branch currents. We will assume that β is specified to be 100.



We don't know whether the transistor is in the active mode or not. A simple approach would be to assume that the device is in the active mode, and then check our results at the end



(2)

(4)



1. $V_{\rm R} = 4V$ And $> V_{\rm E} = I_{\rm E} \times R_{\rm E} = 1$ mA $\times 3.3$ K $\Omega = 3.3$ V 2. VB (= 4V) < VC (= 5.3)Therefore the circuit operates in active mode

Example 2

We wish to analyze the circuit below to determine the voltages at all nodes and the currents through all branches. This circuit is identical to that considered in the previous two examples except that now the base voltage is zero. **Solution**



Example 3 We will analyze the following circuit to determine the voltages at all nodes and currents through all branches. Assume β =100.



Solution

1. $V_B = 5V > V_E (= 0.7V)$ Forward2. $V_B = 5V > V_C (= 1.4V)$ ForwardTherefore the circuit operates in Saturation mode

Example 4

Determine the following for the fixed-bias configuration of the Fig. below

a. I_{BQ} and I_{CQ} .b. V_{CEQ} c. V_B and V_C .d. V_{BC} .



Solution:

a.
$$I_{BQ} = (V_{CC} - V_{BE})/R_B = (12 \text{ V} \cdot 0.7 \text{ V})/240 \text{ k}\Omega = 47.08 \text{ mA}$$

 $I_{CQ} = \beta/I_{BQ} = (50)/(47.08 \text{ mA}) = 2.35 \text{ mA}$
b. $V_{CEQ} = V_{CC} - I_C R_C = 12 \text{ V} \cdot (2.35 \text{ mA})(2.2 \text{ k}\Omega) = 6.83 \text{ V}$
c. $V_B = V_{BE} = 0.7 \text{ V}$
 $V_C = V_{CE} = 6.83 \text{ V}$
d. $V_{BC} = V_B \cdot V_C = 0.7 \text{ V} \cdot 6.83 \text{ V} = -6.13 \text{ V}$
with the negative sign revealing that the junction is reversed-biased, as it should be for linear amplification.

Transistor Saturation

The term *saturation* is applied to any system where levels have reached their maximum values.

For a transistor operating in the saturation region, the current is a maximum value *for the particular design.* Change the design and the corresponding saturation level may rise or drop.

$$\frac{V_B}{V_B} > \frac{V_E}{V_C}$$

Example 5

We wish to analyze the circuit shown below to determine the voltages at all nodes and the currents through all branches. Note that this circuit is identical to the previous circuit except that the voltage at the base is now +6 V.



Since collector voltage > base voltage saturation mode, the transistor is not in active mode, it is in saturation mode

Example 6 :

Determine the saturation level for the network of Fig. 4.

Solution:

 I_C sat = V_{CC} / R_C = 12 V/ 2.2 k Ω = 5.45 mA

The design of Example 4 resulted in $I_{CQ} = 2.35$ mA, which is far from the saturation level and about one-half the maximum value for the design.